Skip to content
View damdoy's full-sized avatar
  • Switzerland

Block or report damdoy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Late ninties, PS1 inspired fantasy console

C++ 475 14 Updated Mar 23, 2025

Generative art in Common Lisp

Common Lisp 1,594 59 Updated Apr 28, 2023

A homebrew 16-bit CPU with a homebrew Unix-like-ish operating system.

Slash 296 8 Updated Dec 8, 2023

Send video/audio over HDMI on an FPGA

SystemVerilog 1,265 138 Updated Feb 3, 2024

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

C++ 921 299 Updated Apr 15, 2026

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 3,140 500 Updated Feb 11, 2026

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 859 293 Updated Sep 23, 2025

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 4,620 780 Updated Apr 28, 2026

data compression library for embedded/real-time systems

C 1,525 224 Updated May 19, 2024

Xv6 for RISC-V

C 9,592 3,930 Updated Dec 17, 2025

RISC-V CPU Core (RV32IM)

Verilog 1,718 284 Updated Sep 18, 2021

Open source retro ISA video card

Verilog 564 29 Updated Oct 24, 2024

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

Verilog 337 54 Updated Jan 23, 2022

Getting better at Linux with 10 mini-projects.

Go 341 24 Updated Feb 4, 2021

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 2,059 328 Updated May 11, 2026

UPduino 3.0: new 4 layer layout, various other improvements

HTML 359 45 Updated Jan 22, 2025

A tiny Open POWER ISA softcore written in VHDL 2008

Verilog 717 117 Updated Apr 25, 2026

Experimental flows using nextpnr for Xilinx devices

C++ 258 59 Updated Oct 11, 2024

🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board

Verilog 354 107 Updated Jan 14, 2022

Ternary computer emulator

C++ 247 20 Updated Jun 21, 2022

Verilog Ethernet components for FPGA implementation

Verilog 2,956 825 Updated Feb 27, 2025

Terrain rendering algorithm in less than 20 lines of code

C 6,720 290 Updated Apr 29, 2024

FPGA SoC code and application example for Hackaday Supercon 2019 badge

C 166 71 Updated Nov 30, 2023

GPGPU microprocessor architecture

C 2,189 373 Updated Nov 8, 2024

tinyVision.ai Vision & Sensor FPGA System on Module

Verilog 47 12 Updated Jun 23, 2021

An attempt at a small Verilog implementation of the original Apple 1 on an FPGA

Verilog 150 39 Updated Sep 22, 2025

nextpnr portable FPGA place and route tool

C++ 1,665 307 Updated May 11, 2026

Yosys Open SYnthesis Suite

C++ 4,438 1,078 Updated May 11, 2026

Markdown source for Michael Abrash's Graphics Programming Black Book

CSS 4,822 364 Updated Jun 20, 2023