Skip to content
View kenkit's full-sized avatar
💭
Where the sky begins, the horizon ends. So too do beginings and endings.
💭
Where the sky begins, the horizon ends. So too do beginings and endings.

Block or report kenkit

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

verilog example to drive PCM5102 DAC with FPGA

C 19 4 Updated Apr 30, 2018

Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications

C 214 48 Updated Apr 25, 2026

Complete end-to-end FPGA trading system: hardware acceleration (<5μs latency), kernel bypass (AF_XDP, DPDK), automated market maker, FIX 4.2 execution engine. 35 projects from Ethernet PHY to multi…

VHDL 34 9 Updated Apr 18, 2026

FPGA PCIe bridge to GPU - High-bandwidth interface for FPGA-GPU communication

VHDL 3 1 Updated Jan 24, 2026

Sparrow Android GUI project for Rigol DHO800 and DHO900 series Oscilloscopes

Smali 136 9 Updated Feb 27, 2026

A stealth AirTag clone that bypasses all of Apple's tracking protection features

Swift 85 6 Updated Feb 24, 2022

Create your own AirTag with OpenHaystack, but without the need to own an Apple device

Dart 2,044 247 Updated Mar 15, 2026

Framework for tracking and building your own Google Find My Device / Find Hub trackers 🧭

Python 1,052 123 Updated May 5, 2026

❄️ Visual editor for open FPGA boards

JavaScript 1,906 280 Updated Feb 16, 2026

A complete NES implementation for the IcePi-Zero FPGA board featuring LiteX

C 3 Updated Apr 27, 2026

Hardware Description Languages

1,141 107 Updated Apr 6, 2026

A 32-bit Microcontroller featuring a RISC-V core

Verilog 162 40 Updated Feb 28, 2018

Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。

Verilog 136 28 Updated Sep 14, 2023

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 884 148 Updated Dec 6, 2024

An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。

Verilog 345 93 Updated May 21, 2024

FTDI FT600 SuperSpeed USB3.0 to AXI bus master

C++ 99 31 Updated Jun 6, 2020

Software JTAG probe running on stm32f103.

29 7 Updated Aug 28, 2020

A far more light version anlogic-jtag cable with some enhanced functions.

Makefile 54 28 Updated Aug 26, 2024

Verilog module implementing TPM FIFO register space and locality state machine

Verilog 2 Updated Mar 14, 2024

collection of tools for playing with TPM v2 modules natively e.g. through SPI

Python 4 1 Updated Mar 1, 2020

JavaCard Project for the Embedded Security course at École Polytechnique

Java 2 Updated Mar 30, 2022

Build your own 'AirTags' 🏷 today! Framework for tracking personal Bluetooth devices via Apple's massive Find My network.

Swift 12,927 644 Updated Jul 9, 2024

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 4,132 944 Updated Jun 27, 2024

A very simple and easy to understand RISC-V core.

C 1,466 239 Updated Nov 9, 2023

A compact USB HID host core supporting low-speed and full-speed devices

Verilog 7 Updated Apr 5, 2026

VCD viewer

JavaScript 106 15 Updated Sep 1, 2025

HTML & Js based VCD viewer

JavaScript 79 20 Updated Feb 16, 2026
Next